![]() Low-Power Software Programmable Phase-Locked Loop (PLL) Clock Generator.Real-Time Clock (RTC) with Crystal Input, Separate Clock Domain, and Separate Power Supply.Three integrated LDOs (DSP_LDO, ANA_LDO, and USB_LDO) to power the isolated domains: DSP Core, Analog, and USB Core, respectively.Three I/O Isolated Power Supply Domains: RTC I/O, USB PHY, and DV DDIO.Four Core Isolated Power Supply Domains: Analog, RTC, CPU and Peripherals, and USB.Configure Up to 20 GPIO Pins at the Same Time.(Multiplexed with Other Device Functions) 10-Bit 4-Input Successive Approximation (SAR) ADC.Device USB Port with Integrated 2.0 High-Speed PHY that Supports:.Four Inter-IC Sound (I 2S Bus) for Data Transport.Master and Slave Inter-Integrated Circuit (I 2C Bus).Serial Port Interface (SPI) with Four Chip Selects.Universal Asynchronous Receiver/Transmitter (UART).Two Embedded Multimedia Card (eMMC) or Secure Digital (SD) Interfaces.Three 32-Bit General-Purpose (GP) Timers.Four DMA with 4 Channels Each (16 Channels Total).Tightly Coupled FFT Hardware Accelerator.256KB of Single-Access RAM (SARAM), 32 Blocks of 4K x 16-Bit.64KB of Dual-Access RAM (DARAM), 8 Blocks of 4K x 16-Bit.320KB of Zero-Wait State On-Chip RAM, Composed of:.Industrial Temperature Devices Available.Three Internal Data and Operand Read Buses and Two Internal Data and Operand Write Buses. ![]() Dual Multiply-and-Accumulate Units (Up to 200 Million Multiply-Accumulates per Second ).One or Two Instructions Executed per Cycle.High-Performance, Low-Power, TMS320C55x Fixed-Point Digital Signal Processor.
0 Comments
Leave a Reply. |
AuthorWrite something about yourself. No need to be fancy, just an overview. ArchivesCategories |